

1996 AS(Abstract

Edge Processing and Formation for High-T_c SNS Josephson Junctions and Circuits* J.B. BARNER, A.W. KLEINSASSER
ANI) K .A. DELIN, Jet Propulsion Laboratory, California Institute of
Technology, Center for Space Microelectronics, Pasadena, CA
91109, USA, B.D. HUNT, Westinghouse STC, Pittsburgh, PA
1 5235—We are investigating a variety of tapered-edge formation
processes in YBa₂Cu₃O_{7-δ} (YBCO) and insulating oxide thin films,
such as Sr₂AlTaO₆ or SrTiO₃, for use in all-epitaxial SNS devices and
circuits. A critical part of any edge formation process is the ability to
grow epitaxial layers afterwards. Hence, the edge must be shallow to
permit epitaxial growth of Subsequent oxide films and it must be free
of processing residues. We have introduced a number of process
variations to give the desired results and improve upon the standard
photoresist ion-milling mask technique. Devices fabricated with and
without groundplanes and utilizing normal layers of Co- and Ir-doped
YBCO display RSJ-like behavior. Comparison of devices fabricated
with the different processes and their dependence on process variation
will be presented.

*Sponsored by NRI, BMDO and NASA.

Present Category:	1<4
Registrant:	Jeffrey B. Barner
Correspondence Author:	Jeffrey B. Barner Mail Stop 302-306 Jet Propulsion Laboratory 4800 Oak Grove Dr. Pasadena, CA 91109-8099
Tel:	(818) 354-7353
Fax:	(818) 393-4540
E-mail:	JBarner@serverbeast.jpl.nasa.gov
Preference:	Poster

I, the registrant for this paper, am willing to review papers in the following subcategories:
LTS Junctions, HTS Junctions

